About Technologies Products Investors Contact Us Site Map Press Kit Search

FaStack(R) Technology

Home
About
Technologies
Products
Investors
Contact Us
Site Map
Press Kit
Search

FaStack® Creates 3D Integrated Circuits

(For the latest achievements in FaStack technology, see the Press links at the bottom of this page.)

Tezzaron's groundbreaking FaStack technology creates fast, dense, highly integrated 3D chips. The heart of the process is wafer-level stacking. Device circuitry is divided into sections that are built onto separate wafers using standard processing. The wafers are then post-processed for thru-silicon interconnection, creating hundreds of thousands of vertical "Super-Via™" connectors. The wafers are aligned with a precision of 0.5 micron, then bonded, thinned, and diced into individual devices.

A Superior Technology

Before FaStack, 3D IC technologies suffered from thermal stress. FaStack solves this problem by ultra-thinning the wafers to prevent thermal build-up; the copper used in the bonding process provides additional thermal relief.

FaStack devices have many advantages over their single-layer counterparts. They are much more dense and their short vertical interconnects allow them to operate at higher speeds with a lower power budget. In addition, FaStack allows disparate elements to be processed on separate wafers for simpler production and greater optimization.

Unlike the separate chips in a "System-in-Package" (SiP) component, FaStack layers are fully integrated into a single IC by a dense system of through-silicon interconnects. FaStack devices match the tight integration of SoC devices while out-doing SiPs for high speed, low power budget, and tiny footprint.

Applications for FaStack®

FaStack’s wafer stacking offers benefits to a variety of applications. Sensor arrays, for example, achieve unprecedented density by moving the support circuitry to a different layer than the sensors themselves. “System-on-Chip” (SoC) devices built with FaStack reduce power consumption, footprint, and interconnect delays. Microprocessors built with FaStack incorporate a huge, fast memory cache on a separate layer. FaStack also enables enormous improvements in memory technology and allows seamless integration of differing substrates. As 3D processing moves into the mainstream, entirely new products will emerge to capitalize on this technology.

Wafer Stacked SOC (example): Fast, Dense, with Mixed Substrates

Getting the FaStack® Advantage

Tezzaron seeks technology partners and systems designers ready to participate in the 3D revolution with the proven benefits of FaStack wafer stacking. We are ready to license the production technology so manufacturers can offer it to their customers, and we are producing a series of FaStack-based products for end users, beginning with the TSCR8051Lx microcontroller series. Contact Tezzaron to discuss how you can become an early partner or customer.

Related Pages:

bulletTechniques for Producing 3D ICs with High-Density Interconnect (4051KB, PDF format)
bulletFaStack® Process Details (1612KB, PDF format)
bullet3D-ICs and Integrated Circuit Security (1.27 MB, PDF format)
bullet3D Super-Via for Memory Applications (1.36 MB, PDF format)
Note: The demo video referenced on page 16 is available here.
bullet3-D Power Savings (435 KB, PDF format)
bulletFaStack 3D Memory
bullet3D Microcontroller with SRAM
bulletPhotos:
bulletWafer Stack with Super-Vias
bulletWafer Stack with Super-Contacts
bullet3D SRAM Memory (product)
bullet3D Microcontroller (product)
bullet3D DRAM Memory (demo/test)
bullet3D Sensor (demo/test)
bullet3D FPGA (demo/test)
bullet3D IC Industry Summary
bulletFaStack in the News:
bullet Tezzaron, Chartered working on 2D "iRAM" hybrid, 3D ICs to come Wafer News (June 2007)
bullet Design in the age of 3-D Stacking EE Times (June 2007)
bullet Tezzaron readying MPW run for 3D memory/logic designs WeSRCH online editorial (February 2007)
bullet Making the Business Case for 3D Future Fab Intl. (January 2007)
bulletDesigning in the Third Dimension EDN Asia (October 2006)
bulletWafer-Level 3-D Integration Moving Forward Semiconductor International (October 2006)
bullet3-D Requires System Rethink EE Times (August 2006)

For other articles, see Tezzaron in the News

For more information, contact:
Tezzaron® Semiconductor    630-505-0404   Sales@tezzaron.com

Copyright © 2002-2008 Tezzaron® Semiconductor.  All rights reserved.  Revised: February 25, 2008
 

Home ] About ] Technologies ] Products ] Investors ] Contact Us ] Site Map ] Press Kit ] Search ]